Free Practice Questions for Pure Storage FlashArray-Implementation-Specialist Exam

When performing a specific legacy upgrade from a FlashArray FA-405 to a FlashArray//X Series , the 2-Port InfiniBand card must be installed in PCIe Slot 3 of the target controller (CT1).

Upgrade Architecture: The legacy FA-400 series utilized InfiniBand (IB) for its high-speed cluster interconnect. The modern FlashArray//X series utilizes PCIe/NTB over an internal midplane or different interconnects. However, during a non-disruptive upgrade (NDU) or data migration where the new //X controller is temporarily clustered with the old FA-405 controller to transfer state and data, they must share a compatible link.

Slot Reservation: The FlashArray//X hardware guide and upgrade procedures strictly designate Slot 3 (the top slot on the riser in many //X chassis configurations) as the reserved location for this temporary InfiniBand interconnect card. Installing it in Slot 0 or 2 would conflict with the primary Host I/O or backend connectivity paths, potentially causing the controller to fail the upgrade pre-checks or preventing the cluster from forming.

When unpacking and installing a new Pure Storage FlashArray controller, the initial configuration—such as assigning management IP addresses, subnet masks, and gateways via the puresetup utility—must be done completely out-of-band. Because the array does not yet have an IP presence on the customer's network, the Implementation Engineer must connect directly to the controller's serial console port using a standard serial-to-USB adapter and terminal emulation software (such as PuTTY, SecureCRT, or Tera Term).

To successfully establish a readable CLI session with the custom Linux microkernel running on the FlashArray controllers, the terminal emulator must be configured with the exact serial communication parameters expected by the array. According to Pure Storage hardware documentation, the mandatory COM port settings are:

Baud Rate (Speed): 115,200

Data Bits: 8

Parity: None (N)

Stop Bits: 1

Flow Control: None

This configuration is universally abbreviated as 115200 8-N-1 . If an engineer attempts to use older standard speeds (like 9600 or 38400 baud) or leaves flow control (like Xon/Xoff or RTS/CTS) enabled, the terminal window will display unreadable, garbled characters (often referred to as "wingdings"), or the keyboard inputs will fail to register entirely, preventing the initialization of the array.

Before performing a physical card addition (I/O expansion) on a specific controller, it should be in the Secondary state.

The procedure for adding hardware to a FlashArray is a sequential, non-disruptive process. You cannot add a card to the Primary controller because it is actively handling host I/O; opening it would cause a service outage. Therefore, the Implementation Engineer must first verify the cluster health and, if necessary, perform a manual failover (pureadm make --secondary) to ensure the target controller is Secondary .

Once the controller is Secondary (passing no I/O), the engineer proceeds to stop the Purity software (pureadm stop) and/or power down the controller to safely install the PCIe card. While the physical work happens when the controller is powered off/inactive, "Secondary" is the correct operational starting state required to begin the maintenance workflow safely. "Standby" is often used to refer to a controller that is powered on but not running Purity, which is a subsequent step, not the initial prerequisite state relative to the cluster role.

On standard 3-Rack Unit (3RU) FlashArray models (such as the FlashArray//X50, //X70, and //X90 series), the rear of the controller chassis features onboard 10GbE or 25GbE Ethernet ports. Pure Storage adheres to a strict convention for the default assignment of these ports to simplify deployment and troubleshooting.

ETH0 and ETH1 are invariably reserved and configured for Management traffic. These are used to access the GUI, CLI, and for the array to communicate with Pure1.

ETH2 and ETH3 are the designated default ports for Replication traffic. When an Implementation Engineer configures async or sync replication, Purity will default to looking for connectivity on these interfaces unless explicitly reconfigured. This separation ensures that heavy data replication traffic does not contend with management traffic, maintaining administrative access even during periods of high bandwidth utilization for replication. Implementation Engineers must ensure these specific physical ports are cabled to the replication network switches during installation.

=========

Pure Storage DirectFlash Shelves (DFS) are designed with high-efficiency, enterprise-grade power supply units (PSUs). These PSUs are "auto-ranging," meaning they can accept a wide range of input voltages, typically from roughly 90V to 264V AC.

While data centers often prefer 208V-240V power sources for better efficiency (less heat loss and lower amperage draw for the same wattage), the hardware is fully validated and supported to operate on standard 110V/120V circuits . There is no "temporary only" restriction or hardware lockout that prevents operation on 120V.

Therefore, if the customer's high-voltage PDUs are full, the Implementation Engineer can safely connect the DirectFlash Shelf to the available 120V outlets. The shelf will function normally, provided the circuit has sufficient amperage capacity (amps) to handle the slightly higher current draw that results from using a lower voltage. This configuration is supported for the entire service life of the shelf.

=========

The FlashArray//XL features a robust 2+2 power supply unit (PSU) redundancy configuration. Unlike the smaller FlashArray//X chassis (3U), which typically utilizes two power supplies in a 1+1 redundancy setup, the FlashArray//XL utilizes a larger 5U chassis designed for higher performance and density, requiring a more substantial power infrastructure.

The //XL chassis is equipped with four physical Power Supply Units. These are configured to operate in an N+2 mode (effectively 2+2), meaning the system requires two PSUs to support the full electrical load of the chassis, while the other two provide redundancy. This architecture allows the array to survive the simultaneous failure or loss of input power to up to two power supplies without any interruption to service.

This design ensures maximum availability even in scenarios where an entire power grid feed (A-side or B-side) fails, or if multiple hardware components malfunction simultaneously. Options A (1+1) applies to the standard //X series, and Option C (3+1) is not a supported configuration for the FlashArray//XL. The 2+2 design is critical for maintaining the "Always-On" reliability standards required for the mission-critical workloads that the //XL platform supports.

The FlashArray//XR4 utilizes onboard 100GbE RoCE (RDMA over Converged Ethernet) ports for connecting to the first loop of DirectFlash Shelves, removing the need for dedicated PCIe add-in cards for the base configuration. The port mapping for these onboard backend ports differs from previous generations.

On the //XR4 controller chassis, the specific Ethernet interfaces designated for the first DirectFlash Shelf loop are typically the high-numbered onboard ports. In this specific exam context and hardware revision, ETH 18 and ETH 19 are identified as the correct primary backend connectivity ports .

Implementation Engineers must connect the QSFP28 cables from the "uplink" ports on the first shelf (IOM0 and IOM1) to ETH18 and ETH19 on the controllers (CT0 and CT1) respectively. Using incorrect ports (like ETH0/1, which are management) would result in the shelf not being detected by the storage fabric.

=========

During a Pure Storage FlashArray Hardware Non-Disruptive Upgrade (HWNDU), controllers must be seamlessly transitioned to ensure continuous host I/O. The correct procedure to execute a planned controller failover on an array running Purity 6.9.2+ involves using the purewes command suite. "WES" (Wessex) represents the internal architecture and toolset utilized by Pure Storage engineering and support to manipulate high-availability states and controller roles directly.

While standard array management utilizes purecli, HWNDUs require specific, low-level overrides to safely manipulate primary and secondary designations without disrupting active multipathing. To transition the current primary controller (e.g., CT0) to a secondary role, the Implementation Engineer must execute purewes controller setattr --verify-array < host-name > ct0 --mode secondary.

This command initiates a graceful giveback of all backend drive resources and frontend host I/O responsibilities to the partner controller (CT1). Once CT1 fully assumes the primary role, CT0 enters a ready secondary state, making it safe to power down, un-cable, and physically replace. The --verify-array flag ensures that the engineer is targeting the correct array by explicitly requiring the hostname, acting as a critical safeguard against accidental failovers on the wrong system during multi-array engagements. Options B, C, and D introduce fictitious command variations that do not exist within the Purity CLI framework for this specific hardware replacement step.

The FlashArray//XL chassis is designed with specific PCIe lane allocations to support high-performance host I/O and backend connectivity. The 4-Port Fibre Channel (FC) cards are high-bandwidth devices that require x16 PCIe lanes to function at full line rate without oversubscription.

In the FlashArray//XL architecture, PCIe slots 3 and 8 are designated x16 slots capable of supporting these dense 4-port host interface cards. Other slots, such as slot 5 or slot 2, may be x8 slots or reserved for other functions (like the backend SAS/Ethernet fabric or offload engines like the DCA), and thus may not physically accept or electrically support the 4-port card variant.

Implementation Engineers must adhere strictly to the slot map provided in the hardware guide. Installing a 4-port card into an unsupported slot (like an x8 slot) could lead to the card not training, the array failing to boot, or the card operating at reduced bandwidth, severely impacting host performance. Verifying the BOM and slot map for Slots 3 and 8 ensures the correct electrical and thermal environment for these critical host-facing components.

=========

FlashArray performance and capacity efficiency are optimized when drives are grouped into "Wide Write Groups" (typically 20 modules). Purity OS generally enforces strict homogeneity within a write group to ensure consistent performance and reliability. Specifically, mixing standard DirectFlash Modules (DFM) with DirectFlash Modules with Distributed NVRAM (DFMD) in the same write group is restricted by default because of the architectural differences in how they handle persistent memory and I/O acknowledgment.

However, in upgrade scenarios where a customer is expanding an existing 16-module DFM group to a 20-module group using newer DFMD spares or expansion packs, Purity includes an engineering tunable to permit this mixed configuration. The correct procedure is to physically install the new DFMDs and run the admission command. Because of the mix, the array might initially hesitate or create a separate group. To force the creation of a single 20-drive Wide Write Group (WWG) , the Implementation Engineer must work with Pure Storage Support to apply the specific tunable puretune --set ALLOW_DFMD_IN_DFM_WWG 1 . This overrides the default restriction, allowing the system to merge the disparate module types into a single, high-efficiency capacity pool.

=========