Weekend Sale - Limited Time 70% Discount Offer - Ends in 0d 00h 00m 00s - Coupon code: sntaclus

Before execution:

R0=0xFFFFFFFF

R1 = ?

EOR R0, R0, R1

If R0=0x00000000 after executing the EOR instruction above, what was the value in R1 before the instruction executed?

A.

0x00000000

B.

0xFFFFFFFF

C.

0x11111111

D.

0xAAAAAAAA

The Cortex-A9 MPCore processor contains a hardware block whose function is to maintain data cache coherency between cores. What is the name of this block?

A.

Shareable Memory

B.

Snoop Control Unit

C.

Private Memory Region

D.

Level 2 Cache Controller

Which instruction would be used to return from a Reset exception?

A.

MOVS PC, R14

B.

MOVSPC, R13

C.

Architecturally not defined

D.

SUBS PC, R14, #4